Abstract-This paper presents a multirate fractional-order repetitive control (MRFORC) of three-phase shunt active power filter (APF) suitable for microgrid applications. The proposed APF control scheme includes an inner proportional-integral control loop with a sampling rate identical to switching frequency and an external plug-in repetitive control (RC) loop with a reduced sampling rate. The MRFORC loop is implemented in the dq-frame with interleaving for the reduction of computational burden in each control cycle. Moreover, in order to deal with the harmonics in the presence of wide grid frequency variations, FORC, which replaces the fractional-order elements with the Lagrange-interpolation-based finite impulse response filter, is adopted instead of the conventional RC. The synthesis, stability analysis, and parameter tuning criteria of the MRFORC system are derived in detail. A step-by-step design example of the proposed controller is also given in this paper. Finally, experiments are performed to validate the feasibility and effectiveness of the proposed scheme.
Since the performance of shunt APFs is highly dependent on current control strategy, numerous current control schemes have been proposed in [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] , such as hysteresis control [3] , proportional-integral (PI) control [4] , [5] , proportional resonant (PR) control [6] , and deadbeat (DB) control [10] , [11] . However, hysteresis control suffers from random switching frequency, DB control is sensitive to parameter change, and PI and PR controllers suffer from poor performance in dealing with multiple harmonic currents. Multiple resonant control can achieve zero steady-state tracking error for sinusoidal signals at selected harmonic frequencies [7] , [8] , [13] . However, a large number of paralleled resonant controllers might cause heavy parallel computation burden and high tuning complexity. Based on the internal model principle [14] , repetitive control (RC) [12] , [15] [16] [17] [18] [19] [20] [21] [22] [23] [24] [25] can achieve zero steady-state tracking error for any periodic signal with a known period due to the induced high gains at interested harmonic frequencies. It provides a simple but effective solution for shunt APFs to compensate for harmonics.
Conventional digital RC has a simple structures formulated by N delay elements, where N is the number of samples in one fundamental period of the repetitive signal. It is well known that digital RC requires N to be an integer for implementation, but this is not always true in the presence of grid frequency variations, for instance, in islanded microgrid (MG) and remote area applications [26] . Variable sampling rate approach enables RC to keep N to be an integer for proper harmonic rejection [22] , [27] . However, variable sampling rate implies changes of the system dynamics and particularly the plant model, which more or less increase the difficulty when analyzing the system stability [21] . An alternative way to address this problem is to approximate the fractional part of N using an interpolation-based finite impulse response (FIR) filter [20] or a Lagrange-interpolation-based FIR filter [23] , [25] , [28] . The fractional delay filter applied in the RC scheme requires only a few multiplications and additions for coefficient updating, and thus, it is suitable for fast online tuning of the fractional-order controller.
Digital control systems that involve more than one sampling frequency are called multirate control systems. Compared with single rate control systems, multirate control systems have the advantage of appropriate sampling frequency selection, computation saving, and memory reduction. Thus, it can offer a cost-effective solution for converter control systems. Besides, with reduction in sampling rate and computational time, there can be more room for reducing the interruption period and increasing switching frequency, so as to improve the dynamic performance of the converter [29] . Multirate RC with downsampling/upsampling scheme has been applied in areas of motion control [30] . A downsampled multirate scheme for constant voltage constant frequency PWM converters has been investigated in [29] . However, multirate frequencyadaptive FORC for APFs has not yet been investigated.
In view of this, in this paper, a multirate fractional-order RC (MRFORC) scheme is proposed for enhancing APF performance. The MRFORC is proposed to simultaneously address the frequency adaptive issue and to reduce the computation burden. The synthesis, stability analysis, and parameter tuning criteria of MRFORC system are developed in Section II. In Section III, an experiment test bed is briefly introduced first and then a step-by-step design example of the proposed controller for the given power stage parameters is given. Then the experimental results are provided in Section IV to verify the effectiveness of the proposed MRFORC. Finally, Section V presents the conclusion of this paper.
II. SYNTHESIS OF MRFORC
Since the mathematic model of MRFORC is derived from conventional RC, the single-rate RC and FORC will be reviewed first. Then the equivalent single-rate closedloop system, stability analysis, and controller design criteria for MRFORC are developed. Fig. 1 shows the typical closed-loop control system for a plug-in single-rate RC. The inner PI control loop includes G p (z) and PI(z), which represent the transfer function of the control plant and the PI controller, respectively. The inherent unit delay of the digital implementation is modeled in the control plant. Besides, R(z) is the reference input, Y (z) is the output, E(z) = R(z)−Y (z) is the tracking error, and D(z) is the disturbance.
A. Single-Rate Repetitive Control
The transfer function of the RC shown in Fig. 1 can be expressed as
where N = f s / f with f being the fundamental frequency of R(z) and/or D(z), f s being the sampling rate, and the order of RC is N. U r (z) is the output of RC, S(z) is a compensation function to stabilize the overall closed-loop system, and Q(z) = a 1 z + a 0 + a 1 z −1 with 2a 1 + a 0 = 1 is a low-pass filter to improve the robustness of the system [15] . If Q(z) = 1 and N is an integer, RC can provide zero steady-state error tracking of all harmonic components below the Nyquist frequency [23] . However, in an islanded MG, the grid frequency f may be time varying within a certain range [26] . Therefore, the orderN would normally be fractional with a fixed sampling rate f s . The conventional RC with the order N being the nearest integer to its real value cannot exactly track fractional period signals, since high control gains shift away from interested harmonic frequencies.
B. Single-Rate Fractional-Order Repetitive Control
The fractional-order RC (FORC) scheme [31] , which is based on the fractional delay filter design theory in digital signal processing [32] , is suitable for both integer and noninteger period applications. FractionalN can be divided into an integer part N i = int[N] and a fractional part F = N −N i . The transfer function of an ideal delay element for the fractional part can be written as
The above function can be approximated by a Lagrange interpolation polynomial FIR filter as follows [23] , [25] , [28] :
where n is the order of FIR filter and the coefficients h(k) can be obtained as
Substituting (3) into (1), the transfer function of FORC can be derived as
When F = 0, the transfer function of FORC shown in (5) will be identical to that of RC shown in (1) . FORC provides a general approach for tracking and/or eliminating of any periodic signal with arbitrary fundamental frequency. Its block diagram is shown in Fig. 2 , where G r (z) in Fig. 1 is replaced by FORC G f r (z). (6) . Note that the inner PI control loop has a feedback rate with a sampling period of
C. Multirate Fractional-Order Repetitive Control
The MRFORC G f r (z m ) has a reduced feedback rate with a sampling period of T m = mT s and m should be an integer. When m = 1, MRFORC becomes single-rate FORC. In the FORC block, E(z m ) is the downsampled error signal. And U r (z m ) is the output of FORC, which is interpolated by a zero-order holder (ZOH). The relationship between the two sampling rates can be expressed as
The transfer function of MRFORC G f r (z m ) can be derived from (5) as
To analyze the MRFORC system shown in Fig. 3 , it is first transformed to an equivalent system with its sampling rate equal to the FORC rate. The block diagram of the equivalent system is shown in Fig. 4 , where OP(z m ) represents the equivalent FORC rate open-loop transfer function of inner PI control loop. Since only the closed-loop transfer function will be used in FORC design, the equivalent closed loop transfer function of inner PI control loop will be developed hereafter.
On the basis of the open-loop transfer function for the inner PI control loop (6), the closed-loop transfer function of inner feedback control loop can be expressed as
Then, CP(z) can be rewritten in the state-space form as follows:
where x f , u f , y f , and v f are the state variables, input, output, and disturbance, respectively, andk denotes discrete time index with sampling period T s .
Since the FORC rate is m times slower than the inner feedback loop rate, the FORC will use the previous "m" outputs and the current input to produce an output at the current time instant. Denote the discrete-time index corresponding to the FORC rate by K. For (10)
, the state equations in an FORC rate are [30] , [29] 
. . .
Then, by downsampling, its slow-rate state equation is
where
2) Stability Analysis: According to Fig. 4 , the error of the overall system can be derived as
With further manipulation on (14) , the tracking error dynamics is expressed as
Assuming
where ω ∈ (0, π/T m ) and π/T m is the Nyquist frequency. The stability criteria can be interpreted geometrically [33] and T (e j ωT m ) at a specific frequency, respectively. In fact, the vectors for Q(e j ωT m ) and S(e j ωT m )CP(e j ωT m ) should start from (0, 0). However, for the convenience of stability analysis and parameter design criteria development, the ends of the vectors for both Q(e j ωT m ) are fixed at (1, 0) and the other vectors are moved along the real axis, such that the readability of the figure can be improved. Note that the relationship among the vectors remains unchanged. In case the vector for T (e j ωT m ) never goes out the unity circle centered at (1, 0) in the whole angular frequency range, the stability condition is held, which is shown in Fig. 5(a) . By contrast, Fig. 5(b) represents an unstable case, in which the vector for T (e j ωT m ) goes out of unit circle at high frequencies. The trajectory of the vector for T (e j ωT m ) with ω increasing from zero to the Nyquist frequency represents Nyquist curve of T (z m ). Thus, the system stability is guaranteed only when the Nyquist curve of T (z m ) does not exceeds the unity circle.
It can be inferred from Fig. 5 that with the same magnitude of S(e j ωT m )CP(e j ωT m ), the larger phase lag of it makes vectors for T (e j ωT m ) more easily to go out of the unit circle, and therefore, one parameter design criterion for FORC is to try to keep S(e j ωT m )CP(e j ωT m ) with a small phase lag at low and middle frequency ranges.
3) Design of S(z m ):
Considering that steady-state tracking error is another key criterion to evaluate a controller's performance, it is derived in (17) by simplifying (14) . Note that in steady-state the tracking error is periodic and
where As illustrated in Section II-C2, the small phase lag of S(e j ωT m )CP(e j ωT m ) makes the system to have a larger stability margin, i.e., to achieve the same stability margin, S(e j ωT m )CP(e j ωT m ) with small phase lag can have a larger magnitude. S(z m ) can be chosen as the inverse of the closedloop system transfer function 1/CP(z m ) [15] , which leads to perfect phase lag compensation. However, it makes S(z m ) exhibit as a high-pass filter, which may amplify the highfrequency component and therefore worsen the system stability. An alternative way is choosing S(z m ) with the following form [16] : (18) where K r is the FORC gain, F 2 (z m ) is a second-order digital filter, and z d m is a pure leading element. F 2 (z m ) is used to depress the gain in high-frequency range for enhancing the stability and z d m is used to compensate for the delay of F 2 (z m ) as well as CP(z m ).
III. CASE DESIGN
To evaluate the performance of the proposed MRFORC scheme for APF, a three-phase compact islanded MG test bed is built in the laboratory and the corresponding block diagram is shown in Fig. 6 . The experimental test bed consists of two converters connected to a common ac bus through inductorcapacitor-inductor (LCL) filters. One of them serves as grid forming inverter, while the other one acts as an APF with the proposed MRFORC scheme implemented in the dq-frame. The control of APF includes the phase-locked loop (PLL), harmonic calculation, dc voltage control, current control, and active damping.
An array of resonant filters [34] , [35] is utilized to selectively extract the harmonic components of load current, since the selective harmonic compensation strategy brings many advantages, such as reduction in the filter rating and the current-control bandwidth and the less possibility of dangerous interactions with system resonances [9] . In addition, to improve the frequency adaptability of the resonant filters, the central frequencies of each resonant filter is online calculated using a PLL [36] with the bandwidth equal to 62.8 rad/s. Moreover, to further enhance the harmonic detection accuracy, the interference among each harmonic was canceled by adding a decoupling loop, in which the irrelevant fundamental/harmonic component is subtracted before being fed to the relevant resonant filter. The implementation of a resonantfilter-based frequency adaptive selective harmonic detection block is illustrated in Fig. 7 , where the transfer function of resonant filter can be expressed in the z-domain as where K n = K in T s , a n = 1+K n , and b n = 2 + K n , K n is the integral coefficient, T s is the sampling period, and n represents harmonic order. Fig. 8 shows the experimental setup. Two 2.2-kW Danfoss inverters are adopted as the grid forming converter and the APF, respectively. The control algorithm is applied using a DS1006 dSPACE system with a 10-kHz sampling frequency. The power stage parameters are illustrated in Table I . Based on these parameters and design criteria derived in the above section, the controller will be elaborately designed hereafter. It should be mentioned that the study case is on the basis of the built three-phase MG in the laboratory. However, the power stage parameters of the built three-phase MG are not specialized for the APF, and the resonance frequency of the LCL filter is about 1 kHz, which should be commonly designed larger than 3 kHz in APF applications [8] [9] [10] [11] [12] [13] . The value of main circuit parameters limits the bandwidth of current loop, and thus only dominating harmonic components (5th, 7th, 11th, and 13th) of the nonlinear load can be selectively compensated here in the experiment to verify the proposed control scheme.
A. Model of Control Plant and Active Damping Compensator
By neglecting the parasitic parameters of the LCL filter of the APF system depicted in Fig. 6 , the power plant model is illustrated in Fig. 9 , and then the s-domain transfer function from inverter output voltage U I to the grid-side inductor current I o is shown in (20) . Note that capacitor-current-feedbackbased active damping [37] , [38] is adopted to stabilize the system
, K D denotes the gain along the capacitor current feedback path. In this paper, ξ is set to 0.4 and then K D = 9.
To accurately derive the z-domain transfer function of the plant of the APF for further MRFORC parameter design, both the sampling delay and the inherent unit delay of the digital controller were considered. The discretized plant of APF is shown in Fig. 10 , where z −1 represents the unit delay and ZOH stands for the sampling delay. The equivalent z-domain transfer function of the plant, which is from the PI output U PI to the grid-side inductor current I o , can be regarded as two cascaded parts: from converter output voltage to capacitor current and from capacitor current to grid current. The corresponding z-domain transfer functions are given in (21) and (22) . It is worth noting that (21) is discretized from its s-domain transfer function with ZOH transformation, while (22) is discretized from its s-domain transfer function with impulse-invariant transformation. More details can be found in [39] 
Based on (21) and (22), the equivalent z-domain transfer function of the plant can be derived as Substituting the parameters illustrated in Table I into (23), G p (z) can be derived as
B. Inner PI Control Parameter Design
The PI controller was designed by approximate the LCL filter as an L filter [40] , and then the PI controller gains can be set as follows:
where ω c is the crossover angular frequency. Set ω c = 1570 rad/s, then K p = 5.65 and T i = 0.018. Applying Tustin transformation to (25) , PI(z) in the z-domain can be obtained. Then substituting PI(z) into (6) and (9), the system openloop and closed-loop transfer functions can be obtained in the z-domain. The Bode plots of the open-loop and closedloop system transfer functions OP(z) and CP(z) are given in Fig. 11 . It can be concluded from Fig. 11 that although the inner PI control loop is very robust due to large phase margin of 90°, the harmonic tracking ability is very limited because of large phase lag of CP(z) at high frequencies, e.g., 90°phase lag at 500 Hz. In order to enhance harmonic tracking capability, the MRFORC is added.
C. MRFORC Parameter Design
Before designing the parameters of S(z m ), the equivalent closed-loop transfer functionCP(z) with different sampling rates (m = 1, 2, 4) for the above CP(z) were developed. First, the before transfer function CP(z) was transferred into a state equation in MATLAB. Afterward, (12) can be used to calculate the equivalent FORC rate closed-loop system state equations. Finally, the state equations were transferred back to a transfer function for MRFORC parameter design. The Bode plots of the equivalent closed-loop transfer functionCP(z) with different sampling rates were illustrated in Fig. 12 , where the magnitude characteristics are almost the same for m = 1, 2, 4 at all frequency ranges, while the phase characteristics overlapped only at frequencies lower than 100 Hz. For frequencies higher than 100 Hz, the phase lag will increase as the sampling rate decreases (larger m value). Thus, the compensation function S(z m ) should be separately designed by taking this phase lag into consideration.
According to (18) , S(z m ) concludes an FORC gain, a second-order filter, and a pure leading element. Note that the FORC gain ranges from 0 to 2 theoretically [15] . A larger value of the FORC gain means higher tracking precision with smaller stability margin and vice versa. The second-order filter and a leading element are usually tuned using a trial-and-error method [16] . The tuned S(z m ) is given in (28) , where the angular frequency of the second-order digital filter is set to 15625 rad/s and damping ratio is set to 0.707 for all m values (m = 1, 2, 4), while the orders of leading elements are set to 6, 3, and 2 for different m equal to 1, 2, and 4, respectively response is more approaching zero, which implies that it has the best harmonic reference tracking capability among the three systems. Meanwhile, for a system with m = 4, lowest harmonic reference tracking performance is obtained, since it has the largest phase deviation. 
IV. EXPERIMENTAL RESULTS
To verify the feasibility of the multirate scheme and the frequency adaptability of MRFORC, the control algorithms are programmed in MATLAB/Simulink and compiled to a dSPACE controller board (DS1006) to control both grid forming converter and APF. The experimental data are all saved by dSPACE ControlDesk and then plotted in MATLAB.
A. Current Reference Tracking Performance at Different FORC Sampling Rates
The evidence of the MRFORC scheme is first given in Fig. 15 . It can be seen from Fig. 15 that the MRFORC needs to be implemented at every sampling cycle when m = 1 (the sampling rate of MRFORC is equal to 10 kHz), while it needs to be executed only once in two/four sampling cycles when m = 2/4 (the sampling rate of FORC reduced to 5 kHz/2.5 kHz). It also can be seen that the FORC output signals are updated with the interleaved mode under the dq-frame because of the interleaved conducting of FORC, and consequently, the computation burden is reduced per sampling cycle. And the memory space needed for fundamental period delay element in FORC is also reduced to 50% and 25% for m = 2 and 4, respectively. Fig. 16 illustrates the steady-state current tracking performance with different FORC sampling rates. In Fig. 16 , the load and grid currents, the current reference, the output current, and the tracking error of the APF are presented. As shown in Fig. 16 , when m = 1, the peak value of the tracking error is about 0.27 A and the relative error to current reference (about 6 A) is around 4.5%. When m = 2, the peak value of current tracking error is increased to about 0.77 A and the relative error to current reference (about 6 A) is around 12.8%. And when m = 4, the peak value of current reference tracking error is enlarged to about 1.3 A and the relative error to current reference (about 4.5 A) is around 28.9%. It can also been seen that the smaller the current reference tracking error, the better the harmonic compensation performance. It can be concluded from above that the benefit of the multirate scheme is achieved at the expense of performance degradation, which agrees with the theoretical analysis presented in Section III-C.
The tradeoff between the performance degradation and sampling rate reduction should be made depending on the requirement in different applications. For the system with a higher control/switching frequency, it may have a faster inner feedback PI loop with less digital system delay. However, a higher execution frequency is not necessary for the FORC aimed at improving the steady-state performance. Considering that the system with the higher control/switching frequency has a shorter interruption time, the importance of the multirate technique in saving computation time becomes more meaningful. The FORC loop with a 5-kHz execution frequency may have a similar steady-state performance to a system with 10 kHz or 20 kHz control/switching frequency. Meanwhile, FORC only need to be implemented once in two/four control cycles with the 10-or 20-kHz control/switching frequency, and thus computation time is significantly reduced.
B. Current Reference Tracking Performance Under Wide Grid Frequency Variation (m = 2)
To evaluate the frequency adaptivity of the MRFORC, experiments are carried out with the FORC sampling rate equal to 5 kHz (m = 2). Fig. 17 illustrates the steady-state current reference tracking performance at different grid frequencies. The current reference tracking errors are about 0.75 A at grid frequency equal to 55 Hz and 0.73 A at 45 Hz, as shown in Fig. 17(a) and (b) , respectively. Although the approximation accuracy of the FIR filter in the FORC for the ideal fractional delay element was changed along with the variation of grid frequency, which may has an effect on current reference tracking performance, the effect is really small and often has been neglected [23] . Fig. 18 shows the transient response of current tracking error during grid frequency steps. It should be noted that the grid frequency is obtained from the PLL. Fig. 18(a) illustrates the waveforms when grid frequency steps up from 50 to 55 Hz, while Fig. 18(b) depicts the waveforms of grid frequency steps down from 50 to 45 Hz. The regulation time is about 0.15 and 0.05 s for the grid frequency step up and step down, respectively. The dynamic error for frequency step up is smaller than the one for frequency step down. This difference is likely dependent on the difference in the change in the internal mode of the MRFORC during the grid frequency step up and step down processes. The relationship of the internal mode of the MFORC is similar to that of the integrator to the PI controller. It takes more responsibility for zero steadystate error tracking and determining dynamic regulation time. Although the proposed MRFORC has the existence of different response times, it can be concluded that it has good frequency adaptivity.
C. Performance Evaluation for APF With MRFOC
The steady-state current waveforms of the APF and its frequency spectrum are illustrated in Fig. 19 to evaluate the steady performance of the APF with MRFORC. In Fig. 19(a) , from top to bottom are "load current," "APF output current," and "grid current," respectively. Fig. 19(b) illustrates the frequency spectra of load and grid currents. As mentioned in Section III, due to the limit of the main circuit parameters, only dominating harmonic components of the nonlinear load have been considered and selectively compensated. It can be seen that the high-order harmonics of load current are really small and dominant harmonics are low-order harmonics, which have been reduced greatly.
The transient current waveforms of the APF are illustrated in Fig. 20 to evaluate the dynamic performance of MRFORC. From top to bottom are "load and grid currents," "reference and APF output currents," and "residual dominant harmonics (5th, 7th, 11th, and 13th) in grid current," respectively. It can be seen that before APF activation grid-side current is distorted by the nonlinear load, while after that, the selected main harmonic current components of load are compensated, and consequently, the harmonic distortion of grid-side current is reduced obviously. Note that it takes about 0.2 s for the APF to reach the steady state.
V. CONCLUSION
This paper proposes an MRFORC scheme for a threephase shunt APF suitable for MG applications. The synthesis, stability analysis, and parameter tuning criteria of the MRFORC system are given in detail. The MRFORC is able to provide high tracking accuracy for harmonic reference even in the presence of wide grid frequency variations. It has also been demonstrated that both the computational burden and the memory space are reduced at the cost of the performance degradation to some extent. The laboratory tests of a compact island three-phase MG are carried out to validate the feasibility and effectiveness of the proposed scheme. Besides, the proposed approach is not only suitable for APF but also can be applied in distributed generation (DG) inverters for the purpose of providing harmonic compensation functions to realize a cost-effective and flexible operation of DG units.
